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Carrier Distortion in Hysteretic Self-Oscillating
Class-D Audio Power Amplifiers:
Analysis and Optimization
Mikkel C. W. Høyerby, Member, IEEE, and Michael A. E. Andersen, Member, IEEE
Abstract—An important distortion mechanism in hysteretic self-
oscillating (SO) class-D (switch mode) power amplifiers-–carrier
distortion-–is analyzed and an optimization method is proposed.
This mechanism is an issue in any power amplifier application
where a high degree of proportionality between input and output
is required, such as in audio power amplifiers or xDSL drivers.
From an average-mode point of view, carrier distortion is shown to
be caused by nonlinear variation of the hysteretic comparator input
average voltage with the output average voltage. This easily causes
total harmonic distortion figures in excess of 0.1–0.2%, inadequate
for high-quality audio applications. Carrier distortion is shown to
be minimized when the feedback system is designed to provide
a triangular carrier (sliding) signal at the input of a hysteretic
comparator. The proposed optimization method is experimentally
proven in an audio power amplifier leading to THD figures that
are comparable to the state of the art. Experimental hardware
is a hysteretic SO bandpass current-mode-controlled single-ended
audio power amplifier capable of 45 W into 8 Ω or 80 W into 4 Ω
from a ±34 V supply with less than 0.03% THD from 100 Hz to
6.7 kHz. Carrier distortion is shown to account for this limitation
in THD performance.
Index Terms—Audio, class-D, hysteretic, power amplifier,
sliding.
I. INTRODUCTION
SWITCH-MODE (class D) audio power amplifiers havebeen a commercial success over the past decade, replacing
traditional linear (class A/AB/B) amplifiers in many applica-
tions. The main driver has been the reduction in physical size
resulting from the increased efficiency [1].
It is generally well understood that errors in the switching
stage of the class-D amplifier can introduce significant har-
monic distortion to the amplifier output [1]–[3]. However, with
the ever-increasing performance of modern power MOSFETs,
the significance of switching stage errors diminishes [4], [5].
As a result, the distortion generated by the pulsewidth modu-
lation (PWM) and control process itself becomes visible. An
excellent illustration of this is given in [5], where the distor-
tion generated by the injection of switching ripple components
from the feedback circuitry into the PWM is analyzed by the
use of discrete-time system theory. As presented, this analysis is
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only applicable to clocked/driven control systems, such as those
based on the traditional triangle-and-comparator PWM.
For self-oscillating (SO) control systems, which have been
successfully commercialized [6] for class-D audio, details on
the distortion generated by the modulation and control process
are more scarce, although a very good example is given in [7]
for SO systems without comparator hysteresis. However, design
suggestions on how to affect the amount of distortion generated
by the modulation process are not offered, nor does the anal-
ysis directly apply to SO systems with comparator hysteresis.
For these systems, only a few hints on optimizing modulation
linearity are offered [8]–[10].
This paper examines distortion generated by the modulation
process in the hysteretic SO class of control systems, a class
that has yielded some of the most impressive [9], [11] THD
figures published for switch-mode audio power amplifiers. The
analysis is carried out using the well-established average mod-
eling approach, leading to an optimization method proposal that
is consistent with prior art findings, and complemented by ex-
perimental results on a representative, nontrivial, hysteretic SO
class-D audio power amplifier. Although this paper is focused
on audio power amplification, other applications exist where
accurate amplification of ac signals is required. One example is
various digital subscriber line (xDSL) drivers [7], where high
output spectral purity is required. Another example is tracking
power supplies in high-efficiency RF power amplification sys-
tems [12]. Here, the tracking power supply in some schemes
directly modulates the output of an RF power amplifier, adding
any distortion introduced by the tracking power supply to the
RF power amplifier output. A final example is ac transmission
systems [13], [14].
II. HYSTERESIS-BASED SO CONTROLLERS
The hysteresis-based SO controllers reviewed in this pa-
per can be considered a small, low-complexity subset of the
very large set of sliding-mode control (SMC) systems. For au-
dio power amplification using a single-phase buck-type power
stage, the hysteretic SO control system will generally con-
tain one comparator with hysteresis, which, based on a linear
combination of system states and the audio input, selects one
of the two possible switching states (high/low) for the power
stage.
A very simple but applicable example of such a control system
is the astable integrating multivibrator (AIM) [8], [15] shown
in Fig. 1. Capable of good results [8] in practice, it has the
0885-8993/$25.00 © 2009 IEEE
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Fig. 1. Simple hysteretic SO audio power amplifier example—the AIM [8], [15].
disadvantage of not having feedback around the output fil-
ter, increasing the impact of the output filter design on am-
plifier distortion levels, output impedance, and frequency re-
sponse [6], [9], [11]. Several alternative hysteretic SO con-
troller implementations have been proposed in the context of
audio power amplification, where the main difference lies in
the way in which the output inductor current is effectively fed
back, since this is the most difficult system state to measure.
Some solutions opt for feeding back the output capacitor cur-
rent instead, since this is the same as the inductor current with
output current feedforward added [16]. The capacitor current
can either be estimated by differentiation of the capacitor volt-
age [9], [17] and added to the raw capacitor voltage as done
by proportional-derivative (PD) feedback, or measured directly
with a current sense transformer [11], [18]. Alternatively, the
inductor current can be estimated by low-pass filtering of the
inductor voltage [10], effectively leading to bandpass current
control [19]. In all cases, the use of postfilter feedback generally
serves to lessen the negative effects of the output filter. Many
very similar solutions have appeared in the somewhat wider
context of single-phase buck dc/dc converters, where PD-based
capacitor voltage feedback is richly represented [20]–[23] along
with capacitor current feedback [24], [25] and direct inductor
current feedback [26]. It has also been shown that the equiv-
alent series resistance of the output capacitor can be usefully
incorporated into the capacitor current estimation system [27],
relaxing the demands on the differentiation circuitry.
At this time, it is useful to formally define the class of sys-
tems studied as any system with a hysteretic comparator driving
a linear time-invariant system with relevant feedback and refer-
ence inputs added, as shown in Fig. 2. Of particular interest, it
turns out, is the generation of the carrier signal (Vcarrier), which
is described by the effective controller transfer function (a.k.a.
“loop filter” [5]), Gctrl(s):
Gctrl(s) ≡ Vcarrier(s)
VPWM(s)
(1)
These generalizations allow all of the aforementioned systems
to be represented, and are often adopted in prior art [28]–[30].
As sliding mode controllers, extensive theory [31] exists for
dealing with the stability and dynamics of hysteretic SO con-
trollers. In the application of controlling simple switch-mode
power converters, classical sliding mode theory is based on the
assumption
Vcarrier = 0 (2)
where Vcarrier is the input to the hysteretic comparator, generally
known as the “sliding variable” in SMC context or the “carrier
signal” in SO control context. This approximation can be very
useful [32], but also has its shortcomings [16]. For the presented
study of linearity and distortion in sliding mode controllers, it
is absolutely essential to depart from this basic assumption. The
carrier voltage is still usefully described as almost zero, but the
implications of “almost” need to be considered
Vcarrier ≈ 0 (3)
Prior art has demonstrated several examples of this; a nonzero
carrier average was used in [33] to assign a low-frequency gain
to the hysteretic comparator, and it is well known [34] that a
describing function can be used to find its gain at the switch-
ing/oscillation frequency of the control loop. These two methods
can even be combined to yield an estimated, but still quite ac-
curate, transfer function for the hysteretic comparator [35]. A
nonzero carrier average caused by delays in the comparator and
power stage is shown in [36] to lead to inaccuracy in the av-
erage output current of a hysteretic current control loop. In the
following, the effects of nonzero carrier average caused by the
properties of Gctrl(s) are examined.
III. CARRIER DISTORTION
The carrier distortion [8] mechanism in hysteretic SO con-
trollers is claimed [8]–[10] to be a function of the shape of the
carrier signal waveform, with a triangular waveform being the
optimum. In order to properly explain this proposed distortion
mechanism, it is useful to examine the simplest conceivable
hysteretic SO control system: the AIM. The approach adopted
is to analyze the average (dc) carrier voltage variation with the
amplifier dc operating point, expressed as a steady-state duty
cycle D for different degrees of integrator ideality. Under the
assumption of quasi-stationary behavior, the dc characteristics
of the loop will also apply at audio frequencies [5]. Practically,
the integrator in the AIM is replaced with a pole and a gain
to provide variable carrier signal “straightness” in a way that
is simple enough to allow exact analysis. With this imperfect
Authorized licensed use limited to: Danmarks Tekniske Informationscenter. Downloaded on February 4, 2010 at 09:33 from IEEE Xplore.  Restrictions apply. 
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Fig. 2. Generalized views of hysteretic SO control systems for audio applications. (a) Overall system. (b) Carrier generation process.
Fig. 3. AIM carrier waveform (D = 1/3) with single-pole Gctrl (s) as con-
sidered for carrier distortion analysis. Vcarrier ,dc is the average of the carrier
waveform, which evidently can be nonzero in spite of a symmetrical hysteresis
window ±Vhyst and zero delay.
integrator, a representative example of the carrier signal in the
AIM is shown in Fig. 3. Note that zero time delay in the compara-
tor and power stage has been assumed for the analysis performed
hereafter. ±Vhyst denotes the hysteresis window. Likewise, it
has been assumed that Vs = 1 and Kfb = 1 in order to clarify
the analysis.
The AIM loop integrator is replaced with the transfer function
G(s), which also becomes the Gctrl(s) of the system
G (s) = Gctrl (s) =
Gp
1 + sτp
(4)
Note that Gp is a gain that numerically equals τp , a distinction
made to avoid unit confusion in the following analysis. The
purpose of this particular choice of Gp is to ensure that Gctrl(s)
converges toward the ideal integrator when τp is made large
lim
τp →∞
Gctrl (s) =
1
s
(5)
The step response of Gctrl(s) is given by
step {Gctrl (s)} = Gp(1− e−(t/τp )) (6)
Assuming that the feedback system has high loop gain, the
steady-state PWM voltage per-cycle average will represent the
TABLE I
CARRIER SIGNAL INITIAL/FINAL CONDITIONS IN AIM
WITH IMPERFECT INTEGRATOR
reference voltage exactly
〈VPWM 〉T sw = Vref (7)
This allows the reference voltage to be expressed by the PWM
signal steady-state duty cycle D
〈VPWM 〉T sw = 2(D − 1) ⇒ Vref = 2(D − 1) (8)
The input to the loop filter is given by
Verr = Vref − VPWM =
{
Vref + 1, VPWM = −1
Vref − 1, VPWM = 1
(9)
This can be rewritten as
Verr =
{
2D, VPWM = −1
2 (D − 1) , VPWM = 1
(10)
In this case, D and (D − 1) both stringently have the unit of
V. Since the PWM signal can be considered as a series of step
functions, a segment of the carrier voltage can be found by using
the step response of Gctrl(s) and observing that an initial value
has to be added to reflect the presence of the hysteresis window
±Vhyst . The carrier voltage will change exponentially with time
constant τp and initial and final values as given in Table I.
The carrier voltage can thus be described as
Vcarrier (t)
=
{ −Vhyst+ (2DGp+Vhyst) (1−e−(t/τp )) , VPWM = −1
Vhyst+ (2 (D − 1)Gp−Vhyst)
(
1−e−(t/τp )) , VPWM=1
(11)
The up/down-slope periods ∆tup and ∆tdn can now be found
by adding the boundary condition of the carrier signal hitting
the hysteresis window, leading to the equations
−Vhyst + (2DGp + Vhyst)
(
1− e−(∆tu p /τp ))=Vhyst ∧ Vhyst
+ (2 (D − 1)Gp − Vhyst)
(
1− e−(∆td n /τp ))=− Vhyst (12)
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Fig. 4. Modeled (16) and simulated carrier dc voltages plotted for variable
duty cycle. Modeled results match simulated results very well.
These equations can be solved easily, leading to
∆tup = −τp ln
(
1− 2Vhyst
2DGp + Vhyst
)
∧∆tdn
= −τp ln
(
1− 2Vhyst
2 (1−D)Gp + Vhyst
)
(13)
In order to provide a more general view of the influence of
τp on system behavior, τp can be normalized to the nominal
(D = 0 .5 ) switching period (Tsw ,nom ) of the loop
τnorm =
τp
Tsw ,nom
=
τp
∆tup + ∆tdn
∣∣∣∣
D=0.5
(14)
Now, the only problem is to find the average (dc) value of
the carrier voltage with the given variables. This is done by
calculating the per-cycle average of the carrier by integrating
the carrier voltage over one switching period
Vcarrier,dc (D) =
1
∆tup + ∆tdn
∫ ∆tu p +∆td n
0
Vcarrier (t) dt
(15)
Solving this integral (Mathematica was used for symbolic
solution) results in (16) as shown at the bottom of this page.
This expression is best analyzed by plotting the expression
output for different parameter inputs as in Fig. 4. It is obvious
that the carrier dc voltage varies with D in a nonlinear manner
when the loop filter is not an integrator. If τp approaches infinity,
this expression can be shown to converge toward zero. Since the
Fig. 5. Modeled [using numerical evaluation of (17)] and simulated hysteretic
comparator dc gain GHC ,dc . Deviation from the ideal loop filter (τp = ∞)
causes reduction and nonlinearity in GHC ,dc . Results for τp = ∞ would be
a horizontal line at GHC ,dc = ∞. The nonlinearity is symmetrical around
D = 0.5, so only odd harmonic distortion is produced.
gain of the hysteretic comparator can be defined as
GHC ,dc (D) ≡
((∂ 〈VPWM 〉T sw )/∂D)
((∂Vcarrier,dc (D))/∂D)
=
2
((∂Vcarrier,dc (D))/∂D)
(17)
it is also obvious that the hysteretic comparator exhibits a non-
constant gain at dc. In other words, a nonlinear element has been
introduced into the loop, leading to harmonic distortion. This
distortion generated by the nonlinear variation of Vcarrier,dcwith
D is exactly what has previously been named carrier distortion.
For the AIM with the considered, imperfect loop filter, even
with all the simplifications made (zero time delay, only dc con-
sidered), the analytical expression for GHC ,dc gets too com-
plicated to be of real value, so numerical differentiation was
used for finding the carrier dc voltage derivative. Analytical
and simulated values of GHC ,dc are shown in Fig. 5. Since
Vcarrier,dc(D) is generally larger and more variable for smaller
values of τnorm , the dc gain of the hysteretic comparator also
decreases with τnorm . Since the average of a perfectly triangular
carrier oscillating within ±Vhyst is zero, the dc gain of the hys-
teretic comparator could theoretically be infinite. In practice,
time delay in the comparator (and power stage) ensures that this
never happens [33], [35].
In order to evaluate the effect of the found variation of
Vcarrier,dc with D on amplifier distortion, the system is modeled
as shown in Fig. 6.
Vcarrier,dc (D) = −2Gp (1−D) ln (1− (2Vhyst/(2Gp (1−D) + Vhyst)))−D ln (1− (2Vhyst/(2GpD + Vhyst)))ln (1− (2Vhyst/(2Gp (1−D) + Vhyst))) + ln (1− (2Vhyst/(2GpD + Vhyst))) (16)
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Fig. 6. Model of the AIM loop used for determination of output voltage
waveform when taking carrier distortion into consideration. Reference signal
Vref (t) is assumed to be dc or “almost dc.”
The output of the AIM model in Fig. 6 is given by
Vout (t) = Vref (t)− Vcarrier,dc (Vref (t))
Gctrl (0)
(18)
The output, Vout is here formally defined as the per-(switch)-
cycle average PWM voltage
Vout ≡ 〈VPWM 〉T sw (19)
Assuming that the output voltage has relatively low distortion,
the D of the AIM will be determined almost exclusively by Vref .
Thus, for a given Vref , D is approximated as
D =
1
2
(Vref + 1) (20)
For a sinusoidal input
Vref (t) = M sin (2πfref t) (21)
the duty cycle is therefore approximated as
D (t) =
1
2
[M sin (2πfref t) + 1] (22)
Note that since the studied AIM has a reference-to-output
gain of unity and conceptually operates from 1 V supplies, the
amplitude M of the sine wave corresponds to the modulation
index of the PWM signal. The peak duty cycle Dmax and the
modulation index M are generally related as follows:
Dmax =
1
2
(1 + M) (23)
Thus, the output of the AIM is
Vout (t) =
1
2
[M sin (2πfref t) + 1]
−Vcarrier,dc
( 1
2 [M sin (2πfref t) + 1]
)
Gctrl (0)
(24)
This expression is best evaluated numerically, yielding the
averaged output of the AIM, complete with carrier distortion.
As shown in the calculated example waveforms in Fig. 7, the
distortion generated by using a pole as a loop filter in the AIM
is of expansive character, causing the peaks of the reference
signal to come out at a higher level than desired. This is per-
haps surprising, since GHC ,dc is reduced at high D. However,
this compressive action is more than counteracted by the re-
quirement for a specific carrier dc voltage Vcarrier,dc to be
present for a given D. As an example, assume that the refer-
ence is +0.5. The loop will attempt to establish a D of 0.75,
but looking at Fig. 4, the carrier voltage must contain a small,
Fig. 7. Calculated AIM output with values of τnorm (M = 0.65). Carrier
distortion caused by small time constants causes signal expansion at high output
levels.
negative dc component. Looking at Fig. 6, this can only be pro-
duced by an output dc voltage that is slightly higher than pre-
scribed by the reference, causing the expansion effect apparent
in Fig. 7.
From the AIM output, harmonic distortion products are found
by Fourier analysis. The output waveform is expressed by the
Fourier series (with complex coefficients) given by
cout,n = fref
∫ t=(1/fr e f )
t=0
Vout (t) e−j2πfr e f ndt (25)
where |cout,1, | corresponds to the fundamental amplitude,
|cout,3, | corresponds to the third-harmonic distortion product,
etc. The THD generated by carrier distortion can be calculated
from these numbers by evaluating the following expression:
THD =
√
|cout,2 |2 + |cout,3 |2 + · · ·+ |cout,n |2
|cout,1 | (26)
In practice, the following expression is a good approximation
since there are no even harmonics:
THD ≈
√
|cout,3 |2 + |cout,5 |2 + · · ·+ |cout,n |2
|cout,1 | (27)
In the studied AIM example, we numerically evaluate har-
monics and THD from the derived analytical expressions and
compare them with simulations results in the numbers shown in
Figs. 8–11. It is evident that the analysis approach shown is ca-
pable of describing the carrier distortion mechanism very well.
It is also evident that this mechanism can easily produce signif-
icant harmonic distortion in an amplifier with a perfect power
stage with stiff supply voltage, and no delay and no dead-time
distortion, justifying the analysis performed. Finally, the gener-
ated distortion exhibits strong variation with τnorm in the area
of 0.80–0.85. This simply reflects that the first segment (well
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Fig. 8. Output harmonics from AIM found by calculation; M = 0.2.
Fig. 9. Output harmonics from AIM found by simulation; M = 0.2.
below t = τp ) of an exponentially shaped carrier has almost-
constant slope, with curvature becoming significantly closer
to τp .
Several implications result from this analysis. First, it allows
for proper explanation of the carrier distortion phenomenon by
reference to the average modeling technique used. The expla-
nation offered is that a nontriangular carrier signal (the result
of not having an integrator-type Gctrl(s)) requires voltages that
are a nonlinear function of the reference voltage to be present
at the hysteretic comparator input, directly causing distortion,
and in the process causing the hysteretic comparator to exhibit a
nonconstant small-signal dc gain. Second, it allows the amount
of carrier distortion in a class-D audio amplifier design to be
predicted analytically from data on the carrier signal dc voltage.
This is useful information in that it provides a designer with a
tool for determining just how “perfect” the carrier signal should
be to meet a target THD specification without time-consuming,
repetitive simulations of multiple reference signal periods. Fi-
nally, the analysis supports statements in prior art [8] claiming
that the carrier signal should be triangular (resulting from the
use of an integrator as loop filter in the AIM), arguing from the
Fig. 10. Output harmonics from AIM found by calculation; M = 0.65.
Fig. 11. Output harmonics from AIM found by simulation; M = 0.65.
point of view that the carrier voltage dc component should be a
linear function of duty cycle to avoid causing nonlinearity. It is
then taken as a trivial matter to show that a perfectly triangular
carrier oscillating between ±/− Vhyst has to have an average
of zero for any D.
IV. CARRIER DISTORTION OPTIMIZATION
The previous section provided an analytical justification for
pursuing a triangular carrier signal. In an AIM, this is easy; any
practical operational amplifier has enough dc gain for realizing a
loop filter that sufficiently resembles an integrator. In other feed-
back configurations, however, the problem is much more severe.
For example, considering the hysteretic bandpass current-mode
(BPCM) control topology demonstrated in [10] (and illustrated
in Fig. 12), it is not obvious how to make the output of the
combined voltage and current estimate feedbacks respond with
a ramp to a step input, except perhaps by perfect estimation
of the inductor current and removal of the output voltage feed-
back. This would make the amplifier a current source instead of
the desired voltage source. The hysteretic BPCM topology has
still been demonstrated to be capable of very good THD figures
Authorized licensed use limited to: Danmarks Tekniske Informationscenter. Downloaded on February 4, 2010 at 09:33 from IEEE Xplore.  Restrictions apply. 
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Fig. 12. Simple single-ended BPCM amplifier implementation [10].
Fig. 13. Small-signal model of BPCM amplifier [10] using infinite-gain (equivalent to assuming sliding-mode operation [23], [31]) hysteretic comparator model.
(0.01%–0.03% range) with a modest control system complex-
ity. It is a dual-loop feedback system, which incorporates the
output filter dynamics, making the loop design nontrivial in
comparison with the AIM. As such, it is an ideal test vehicle
for the demonstration of a new analytical carrier distortion min-
imization technique based on the pursuit of a triangular carrier
signal.
The carrier linearization approach that is proposed has the
objective of shaping the step response of Gctrl(s) as a ramp.
The proposed method for minimization and evaluation of carrier
distortion is simply as follows.
1) Compute the step response of Gctrl(s) analytically.
2) Compute second (time-) derivative of Gctrl(s) step re-
sponse.
3) Use second derivative to find criteria for ensuring constant-
sloping step response.
4) Use found criteria to design control loop.
5) Optional: fine-tune design by iterative simulations.
6) Optional: Evaluate Vcarrier,dc(D) of design and determine
carrier distortion-caused THD.
Step 3 is the main part of the method-–since a constant-
sloping (carrier) signal is characterized by its second derivative
being zero, forcing the second derivative of the carrier signal
response to a PWM step to be zero should lead to a constant-
sloping (linear) carrier signal. Step 5 is typically the only tool
available. It has been included since a number of approximations
must be made when computing the step response of Gctrl(s),
resulting in a design that may be slightly suboptimal. Still, the
proposed method saves considerable design time by reducing
the number of iterative simulations required or removing these
completely. Step 6 allows for a prediction of the minimum
level of THD that can be expected from the optimized de-
sign, providing a second-source reference for comparison with
simulated THD. The remaining parts of this section illustrate
the proposed approach with the BPCM-controlled amplifier.
Fig. 13 shows how the BPCM amplifier may be broken down
to block diagram form, with relevant parameters summarized in
Table II.
For the carrier generation, the contributions from two feed-
back paths (current estimate and output voltage) can be ex-
pressed by the following transfer functions:
GBPCM (s) ≡ Vcarrier,BPCM (s)
VPWM (s)
= Kcfb × NL1 + sτest
× 1
s2LC + (L/Rload)s + 1
×sL×1 + sRloadC
Rload
Gout (s) ≡ Vcarrier,out (s)
VPWM (s)
=Kvfb× 1
s2LC+(L/Rload)s+1
(28)
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TABLE II
PARAMETERS IN HYSTERETIC BPCM AMPLIFIER MODEL
From these transfer functions, Gctrl(s) is found to be
Gctrl(s) =
Vcarrier,BPCM (s) + Vcarrier,out (s)
VPWM (s)
=
1
s2LC + s(L/Rload) + 1
×
[
Kcfb
NL
1 + sτest
sL (sRloadC + 1)
Rload
+ Kvfb
]
(29)
Obviously, this transfer function cannot be reduced to a simple
integrator provided that the poles of the output filter are complex
and that τest < ∞, thus making the carrier optimization nontriv-
ial as previously stated. With the output filter transfer function
Gﬁlter(s) as a factor in Gctrl(s), it makes sense to start by com-
puting the step response of the output filter transfer function,
Gﬁlter(s), given as
Gﬁlter (s) =
1
s2LC + s(L/Rload) + 1
(30)
Assuming Rload to be very high (a “high-Q” approximation),
this simplifies to
Gﬁlter (s)
Q>>1
≈ 1
s2LC + 1
=
√
(1/LC)
s2 +
√
(1/LC)
(31)
Combining this with the Laplace transform of a step function
(1/s) results in an expression that can be easily reverse Laplace
transformed. The response of the output voltage to a PWM
voltage step is hereby found to be
Vout,step (t) = −1
{
1
s
×
√
(1/LC)
s2 +
√
(1/LC)
}
= 1− cos
(
1√
LC
t
)
(32)
The output voltage feedback component of the carrier signal
thus exhibits the following step response:
Vcarrier,out,step (t) = Kvfb
[
1− cos
(
1√
LC
t
)]
(33)
The current estimator output can be usefully reexpressed as
Vcarrier,BPCM (s)=VPWM (s) [1−Gﬁlter (s)] KcfbNL1 + sτest (34)
Note that at the frequencies of interest for carrier shaping (fre-
quencies in the range around the switching frequency), Gﬁlter(s)
is negligible compared to 1 (the filter cutoff can be more than a
decade away from the switching frequency), allowing this con-
tribution to be neglected. Practically, this corresponds to assum-
ing the output voltage to be constant, i.e., free from switching
ripple. This is also intuitively reasonable since the ac component
in the PWM signal will be much larger than the ripple voltage
in any practical design. Therefore
Vcarrier,BPCM (s) ≈ VPWM (s)Kcfb × NL1 + sτest (35)
The response of the BPCM component of the carrier to a
PWM step is hereby
Vcarrier,BPCM ,step (t) = −1
{
1
s
×Kcfb × NL1 + sτest
}
(36)
Again, doing a reverse Laplace transformation, this can be
reexpressed as
Vcarrier,BPCM ,step (t) = Kcfb ×NL ×
[
1− e−τe s t t] (37)
Hereby, it has been found that the carrier response to a PWM
voltage step is approximately
Vcarrier,step (t) ≡ step {Gctrl (s)}
≈ Kvfb
[
1− cos
(
1√
LC
t
)]
+ KcfbNL
[
1− e−τe s t t] (38)
Now, the carrier signal slope can expressed as
V˙carrier,step (t) =
Kvfb√
LC
sin
(
1√
LC
t
)
+
KcfbNL
τest
× e−τe s t t
(39)
To ensure that this signal has a constant slope (at least over a
brief time horizon following the step), the following optimality
criterion is applied as per step 3) in the optimization method:
V¨carrier,step (0) = 0 (40)
Of course, it would be preferable to demand this for all time
instances-–but this cannot be solved for the BPCM control sys-
tem since only an integrator has an ideal, constant-sloping step
response and Gctrl(s) of the BPCM amplifier is indeed not an
integrator. It should also be noted that this criterion is only use-
ful in a controller structure that is actually capable of producing
a triangular carrier signal. This will be the case if the inductor
current, or a high-frequency estimate of this is fed back, since
the inductor current is (almost) triangular, especially at high
switching frequencies. Differentiating the carrier slope leads to
V¨carrier,step (t) =
Kvfb
LC
cos
(
1√
LC
t
)
− KcfbNL
τ 2est
× e−τe s t t
(41)
Applying the optimality criterion results in the following sim-
ple expression that should be satisfied for an optimal design of
the considered BPCM controller:
Kvfb
LC
=
Kcfb ×NL
τ 2est
(42)
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TABLE III
PROTOTYPE BPCM AMPLIFIER DESIGN CONSTANTS
V. EXAMPLE PROTOTYPE AMPLIFIER DESIGN
To demonstrate the usefulness of the proposed optimization
method, a practical amplifier design is considered. Initial design
constants are summed up in Table III. The design considered is
single-ended and based on the use of 100-V switching compo-
nents and a 20.25-µH dual-winding power inductor on a gapped
RM10 ferrite core, combined with 2 µF of output capacitance.
For the typical speaker load of 4–8 Ω, this leads to a minimum
filter Q of 1.26, not exactly infinite as approximated, but still
underdamped. The current estimator time constant (τest) was
set at 3.3 µs, realized with Rest = 100 Ω and Cest = 33 nF.
In order to increase the amplifier immunity to low-frequency
supply voltage perturbations, as well as to help establish the car-
rier voltage dc operating point, the basic BPCM control system
is augmented with a parallel integrating control loop as shown
in Fig. 14. Equation (42) can still be used to predict the optimum
feedback coefficients given that the integrator time constant is
kept slow enough compared to the switching frequency, which
ensures that the Gctrl(s) step response is not significantly influ-
enced within a time frame of one switching cycle. Note that the
paralleling of proportional and integral output voltage feedback
effectively provides PI output voltage feedback, hence the term
BPCM + PI used for describing this topology. In the imple-
mentation shown, the comparator and the operational amplifier
run off a single +5 V supply (Vcc) generated from +Vs(34 V.)
This is permissible since the operational amplifier has rail-to-
rail inputs and the comparator inputs have dc offsets added via
resistors to Vcc .
Taking into account the carrier voltage dc bias resistor Rbias ,
the BPCM controller gain constants are given as
Kcfb =
Rvfb ||Rvﬀ ||Rbias
(Rvfb ||Rvﬀ ||Rbias) + Rcfb
Kvfb =
Rcfb ||Rvﬀ ||Rbias
(Rcfb ||Rvﬀ ||Rbias) + Rvfb
Kvﬀ =
Rvfb ||Rcfb ||Rbias
(Rvfb ||Rcfb ||Rbias) + Rvﬀ (43)
From these expressions, the ratio Kvfb/Kcfb can be derived
as
Kvfb
Kcfb
=
Rcfb
Rvfb
(44)
Setting Rvfb = 10 kΩ, the analytically predicted optimal
Rcfb is 8.264 kΩ, which was rounded off to 8.2 kΩ in the
prototype design. In order to get a closed-loop gain of 20 dB,
Rvﬀ was set to 1 kΩ. The carrier dc bias point Vcarrier,bias was
set using Rbias from the following expression:
Vcarrier,bias = Vcc × Rvfb ||Rcfb ||Rvﬀ
Rvfb ||Rcfb ||Rvﬀ + Rbias (45)
The choice of Rbias = 3.3 kΩ thus lifts the carrier dc oper-
ating point to 1 V, to ensure that the carrier stays within the
common-mode input range of the comparator. The prototype
design gain coefficients are summed up in Table IV along with
the true optimum coefficients and two sets of suboptimal coef-
ficients. The suboptimal designs represent the lumped effect of
component tolerances that are likely to be significant in the out-
put filter components. Although Kcfb is physically determined
only by resistors, deviations in L and C require proportional
changes in Kcfb for optimality to be preserved, so tolerances on
L and C can be directly mapped to a tolerance on Kcfb as far as
carrier distortion is concerned. Practically, the suboptimal de-
signs were implemented by changing Rcfb to 10 kΩ and 6.2 kΩ,
respectively.
With the prototype design gain coefficients, the carrier signal
unity-step response slope is found to be
V˙carrier,step (0) =
Kcfb ×NL
τest
≈ 5.39mV/µs (46)
With a nominal supply voltage Vs of 34 V, this means that a
34 V step is applied to Gctrl(s) for D = 0.5, leading to a carrier
signal slope of 183 mV/µs. This means that the K [23] of the
design is
K ≡ 2 ×dVcarrier
dt
∣∣∣∣
D=0.5
= 2Vs × KcfbNL
τest
≈ 0.366V/µs
(47)
where K can also be found as follows [23]:
K = 2Vs × step
{
lim
s→∞Gctrl(s)
}
(48)
Since the switching frequency of a triangular-carrier hys-
teretic control system is a parabolic function of duty cycle [16],
[33], [35], [37] given quite precisely by
fsw (D) =
D (1−D)
2(Vhyst/K) + td
(49)
then, for a nominal (D = 0.5) switching frequency fsw ,nom of
350 kHz, assuming 100 ns comparator/power stage delay td , the
hysteresis level Vhyst should be
Vhyst =
K
2
[
1
4fsw ,nom
− td
]
≈ 110mV (50)
Note that the hysteresis window of the comparator in this
case is still defined as±Vhyst . The desired hysteresis window is
easily implemented by proper choice of the resistors (Rh1–Rh4)
attached to the noninverting comparator input. The prototype
design used Rh1 = 33 kΩ, Rh2 = 3.3 kΩ, Rh3 = 22 kΩ, and
Rh4 = 3.3 kΩ.
VI. SIMULATED/CALCULATED RESULTS
The accuracy of the proposed carrier distortion optimization
method and the sensitivity of the optimum to parameter varia-
tions were examined by PSpice simulation and the results are
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Fig. 14. Hysteretic SO BPCM + PI controlled single-ended amplifier with single-supply (Vcc ) control circuitry.
TABLE IV
OPTIMAL AND IMPLEMENTED BPCM AMPLIFIER DESIGN GAIN COEFFICIENTS
Fig. 15. Simulated THD (3rd + 5th harmonics only) with Kvfb values around
the predicted optimum.
shown in Fig. 15. A simulation model of the found optimum
BPCM + PI design was implemented, with the switching com-
ponents made ideal so that only carrier distortion was generated.
The output THD of the BPCM + PI amplifier simulation model
was evaluated for three different amplitudes of 5-kHz sine wave
output. In each case, voltage feedback coefficient Kvfb was var-
ied from 0.5 to 2 times (±6 dB) its predicted optimum value. As
can be seen, the proposed method succeeds in finding the Kvfb
that leads to minimal THD for low output levels. The optimal
Kvfb is seen to vary with output level, however, with a lower
Kvfb (or a higher Kcfb ) being preferable at high output levels.
This suggests that a true global optimum feedback coefficient
weighting does not exist and that each output level has its own
optimum Kcfb/Kvfb . The amount of carrier distortion gener-
ated is seen to be relatively sensitive to component tolerances;
optimizing the amplifier for 24 dBV output by choosing a Kvfb
of 0.95, ±10% Kvfb variation is enough to cause a THD in-
crease from 0.01% to 0.02% at 24 dBV output. For ±20%, the
THD potentially increases to 0.03%. Still, these numbers are
far lower than what would probably be obtained by not pay-
ing attention to carrier distortion; for all three output levels,
THD varies by a factor of around 10 for relatively modest Kvfb
variations of ±6 dB around the predicted optimum. An inter-
esting point to note is that even though the amplifier loop gain
increases with Kvfb , overall distortion also increases when Kvfb
is too high, showing that loop gain maximization alone is not
necessarily the best strategy for linearizing SO class-D ampli-
fiers. When combined with minimization of carrier distortion,
however, maximized loop gain is still an advantage. This is be-
cause 1) high loop gain reduces the amplifier’s sensitivity to
other disturbances than carrier distortion and 2) loop gain still
has an effect on carrier distortion. As seen from (24), design-
ing for a high-gain Gctrl(s) in the audio band directly reduces
sensitivity to carrier distortion. There is a complication asso-
ciated with this, however, since increasing the magnitude of
Gctrl(s) also requires an increase in the amount of hysteresis
needed for a given switching frequency thereby also increas-
ing the amount of carrier dc variation by the same amount.
To maximize loop gain while maintaining carrier distortion,
it is therefore necessary to increase the low-frequency mag-
nitude of Gctrl(s) while still ensuring a linear step response
and not increasing K as seen from (48) and (49). A difficult
exercise, this is at least made somewhat easier by the avail-
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Fig. 16. Simulated carrier dc voltage versus steady-state duty cycle for pro-
totype and suboptimal BPCM + PI amplifier designs. Implemented design can
be expected to be very linear for duty cycles from 0.2 to 0.8 (corresponding to
an M < 0.6 or 23 dBVrms sine wave from Vs = 34 V).
ability of the proposed method for optimizing the Gctrl(s) step
response.
In order to further quantify the carrier distortion mechanism,
the methodology already used for THD calculation on the simple
AIM controller was adapted for the BPCM + PI system. Due to
the complexity of Gctrl(s) of the BPCM + PI controller, simula-
tion, rather than analysis, was used to determine Vcarrier,dc(D).
The control loop time delay td was set to zero to avoid mask-
ing of the nonlinear, dc variation caused by any nonintegrator
Gctrl(s), by the linear, delay-induced variation [21], [35]. The
results are shown in Fig. 16 for the nearly-optimal implemented
design as well as for the suboptimal designs. It is generally
apparent that the relatively slight variation in Kcfb causes the
carrier average to exhibit significantly more nonlinear variation
with duty cycle; hence, the THD can also be expected to in-
crease. As shown in Fig. 17, the generated carrier distortion is
expansive (like in the AIM) when the current feedback com-
ponent is too high since this leads to an overemphasis of the
exponential carrier component. Conversely, the carrier distor-
tion instead becomes compressive when the output feedback
component is too high.
For THD calculations, the data from Fig. 16 was used (in-
terpolating between data points) to calculate the amplifier re-
sponse to a sine wave. The sine wave was assumed to have a
frequency above the PI corner frequency (i.e., integral output
voltage feedback is assumed negligible compared to propor-
tional feedback), allowing (29) to be used for Gctrl(s), which
was then assumed to be flat within the audio band. This is jus-
tified by the fact that the inductor current signal is effectively
high-pass filtered (see (29)) by the current estimator, so that
the output voltage feedback via Kvfb dominates at low frequen-
cies. With the low-frequency approximation Gctrl(s) = Kvfb ,
the method used for the THD calculation in the AIM was ap-
plicable. Results for the prototype and suboptimal designs are
Fig. 17. Calculated sine wave responses of optimal and suboptimal amplifier
implementations at 20 Vp eak (23 dBVrms or M = 0.6, Dmax = 0.8) output
level. The optimized design is visibly more ideal than the suboptimal designs.
shown in Fig. 18, where it is confirmed that THD performance
is quite sensitive to the carrier composition. For example, in-
specting Fig. 18, an amplifier rated for 0.02% maximum THD
would have its rated output power reduced by a factor of two
(3 dB) with a Kcfb tolerance of 20%. As will be demonstrated
in the experimental section, this is a reasonable claim since car-
rier distortion is shown to be the dominant nonlinearity at high
output levels. For the optimal design, THD is predicted to stay
at a very low level (less than 0.01%) up to 24 dBVrms output
level, where a sharp increase is observed as the carrier aver-
age voltage deviates strongly from zero at the peaks of the sine
wave.
VII. EXPERIMENTAL RESULTS
The BPCM + PI amplifier in Fig. 14 was implemented on a
four-layer printed circuit board (PCB) with one-sided compo-
nent placement as shown in Fig. 19. Small IRF6645 (28 mΩ,
100 V, 14 nC gate charge) MOSFETs were used together with
ample dead time (around 15 ns) to allow cooling via the PCB. A
standard HIP2100 with input-side residual current device net-
works for setting the dead time was used for the MOSFET
driver along with a discretely built phase-split/level-shift circuit
for interfacing with the LMV7219 comparator.
THD + N measurements were performed using an Au-
dio Precision System 2 with 22 kHz bandwidth without
the Aux-25 prefilter. The raw distortion and noise gener-
ated by the control system are assessable from the no-load
THD + N versus output level measurements in Fig. 20. These
measured results are directly comparable to the calculated ones
in Fig. 18, since the third and fifth harmonics were found (via
the fast fourier transform function) to dominate the generated
THD. To ensure a flat Gctrl(s) as assumed for the calculations
in Fig. 18, CP I was temporarily doubled to 100 nF, effectively
halving the integral feedback term. The measurements confirm
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Fig. 18. Calculated THD (3rd + 5th harmonics only) caused by carrier distortion in optimum and implemented prototype BPCM + PI amplifier designs with
variable Kcfb . For the implemented design, no-load THD is expected to be less than 0.02% below 25 dBVrms (M = 0.74 or Dmax = 0.87 output level.
Fig. 19. Prototype hysteretic BPCM + PI amplifier PCB.
that even modest – 20% or +29% deviation from the optimal
carrier composition creates significant THD at high output lev-
els. Some deviation is evident below 25 dBV (particularly in the
“+29%” implementation), but agreement is very good above
this level.
Given that the optimized prototype design produces higher
THD at high levels than the “+29%” design, it is of course
debatable whether or not it is in fact optimal. However, by
defining the optimal design as the one that provides the lowest
THD at low output levels, optimality has been achieved. As also
predicted by simulations in Fig. 15, linearity can be increased
at high output levels by increasing Kcfb (or lowering Kvfb )
thereby sacrificing low-level performance Such tradeoffs are
best implemented following a precise specification of the desired
THD and output power performance of the amplifier.
The noise generated by the BPCM + PI amplifier is 240 µV
since THD + N is 0.02% at 0 dBVrms output level where noise
is dominant (as seen by the 6 dB/octave slope of the THD +
N curve). This is a rather high number that could probably be
reduced by the use of a slower comparator. This is because [29]
the comparator integrates the circuit noise (generated by resis-
tors and active components) during the time when the switching
decision is made, and slower comparators have a longer decision
“window,” effectively averaging the applied noise for a longer
period.
The triangularity of the carrier signal in the three different
configurations is assessable from the measurements in Fig. 21.
Visually, the optimized carrier signal appears the most triangu-
lar, as also expected for the design with the lowest THD.
The performance of the implemented power switching
stage was examined using the “analog persist” function on
a Lecroy WaveRunner oscilloscope. This allowed observa-
tion of the total spread in variation of the switch node be-
havior with load current. For a sinusoidal output current of
±6.25A, a 15 ns spread in transition delay time was ob-
served as seen in Fig. 22. This is a result of the use of
15 ns dead time and a ripple current of 2.4 App , leading to
the power stage operating in both the zero current switch-
ing (ZCS) mode (for output currents less than ±1.2A, given
enough dead time) and hard-switched mode (for higher output
currents).
The THD + N performance of the prototype design with
the usual 4 Ω and 8 Ω loads and three commonly used test
frequencies (100 Hz, 1 kHz and 6.7 kHz) is indicated in the
measurements in Figs. 23 and 24. The maximum frequency
of 6.7 kHz is often used for switch-mode amplifiers since the
third harmonic distortion of higher frequencies falls outside of
the commonly used 20–22 kHz measurement bandwidths. Due
to the dominance of the integral voltage feedback term at low
frequencies, the 100 Hz THD figures are very low. The use of
higher-order integral low-frequency feedback allows extremely
low THD to be obtained at low frequencies [5], [6], [9], but
usually does not help at higher frequencies since the loop gain
inevitably has to roll off. Additionally, it is obvious that taking
extra integral feedback too far will result in an increase in carrier
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Fig. 20. Unloaded prototype amplifier THD + N versus output level (0 dBV = 1 Vrm s ) at 1 kHz with optimal and suboptimal Kcfb , for comparison with
Fig. 18. THD of the optimized design is less than 0.02% up to 25 dBVrms . Suboptimal designs have higher THD as expected.
Fig. 21. Prototype carrier waveforms for D = 0.88 (peak of M = 0.76 sine
wave.) Optimized design runs at 150 kHz, indicating an idle switching frequency
of 350 kHz. The optimized carrier visually appears to be the most triangular, as
also targeted by the proposed optimization method.
distortion, since a higher-than-first-order integral of a PWM
signal is not triangular.
Overall, the presented design can be rated at 80/45 W with
less than 0.03% THD + N for 4/8 Ω, which is a very decent re-
sult for a design done purely by analysis. As indicated by Fig. 20
and the analysis performed, it would in fact be quite difficult
to come up with a significantly better design given the BPCM
feedback topology and the power stage used. This statement
is backed up by results from prior art, which are summarized
in Table V. Control schemes, power stage configurations, and
switching frequencies are also listed for reference. BTL refers
to “Bridge Tied Load,” i.e., the full-bridge configuration while
SE refers to “single-ended.” Other very noteworthy results ex-
ist [6], [11], but details are inadequate for comparative purposes.
It should of course be noted that the power stage components
Fig. 22. Variation of switching behavior of prototype, measured using the
“analog persist” function. Output is an 80 W (25 Vp eak ) sine wave into 4 Ω
and there is evidently a switching transition point variation of around 15 ns due
to the combination of dead time and variation in load current.
used in the presented paper are nearly state of the art with dis-
crete components and that this of course impacts the results
positively. However, it was shown in Figs. 18 and 20 that carrier
distortion generates exactly 0.02–0.03% THD for M = 0.75,
so it is the carrier distortion that dictates the final THD specifi-
cation of the design. Hence, the presented optimization method
has been shown to be instrumental in obtaining the THD re-
sults in Figs. 23 and 24. This was indeed also the conclusion
in [5] for the discrete-time-based optimization method for fixed-
frequency PWM-based amplifiers. It is expected by the authors
that future publications will demonstrate a clear link between the
proposed averaging and time-domain-based view of “carrier dis-
tortion” and the discrete-time and frequency-domain-based view
of “aliasing distortion” [5]. The presented averaging approach
is principally also applicable for THD prediction in phase-shift
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Fig. 23. Optimized prototype amplifier THD + N versus output power with a 4 Ω load. Worst case (below 80 W or M = 0.75) THD + N is very respectable
at 0.03% at 6.7 kHz.
Fig. 24. Optimized prototype amplifier THD + N versus output power with an 8 Ω load. Distortion stays below 0.02% below 45 W, corresponding to M = 0.79.
SO control systems [6]–[8], where the carrier signal is sinu-
soidal and oscillation is induced by raw phase shift in the loop
filter Gctrl(s) rather than by comparator hysteresis. The carrier
average in these systems will also potentially exhibit nonlinear
variation with duty cycle. However, averaging the carrier signal
in such systems is nontrivial since oscillation is only possible
if the loop filters are second-order or higher [7] or comparator
time delay is added to the analysis.
Finally, one important amplifier parameter that has not yet
been considered, namely the frequency response, is examined
in Fig. 25. For the typical 4–8 Ω load, the frequency response is
fortunately flat within 1.2 dB below 20 kHz. Prefiltering could
be used to straighten this out if desired. Computation of the fre-
quency response for verification is easily done using the classical
sliding mode approximation, but falls outside the scope of this
paper.
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TABLE V
REPRESENTATIVE PRIOR ART THD + N RESULTS FOR COMPARISON WITH PRESENTED STUDY
Fig. 25. Measured frequency responses of prototype amplifier. With a typical speaker load (4–8 Ω), response is flat within 1.2 dB over the audio band (20 Hz to
20 kHz.).
VIII. CONCLUSION
An approach for understanding, evaluating, and minimizing
the intrinsic distortion generated by hysteretic SO controllers
applied to buck-type power converters has been presented. The
term “carrier distortion” has been used for this intrinsic dis-
tortion phenomenon, referring to prior art. Carrier distortion is
mainly an issue of concern in switch-mode ac power amplifiers
where the signal bandwidth is high compared to the switching
frequency and where fast, high-quality switching components
are used. In such cases, distortion generated by imperfect switch-
ing is low while loop gain of the control system is limited at
high signal frequencies, making carrier distortion the dominant
nonlinearity in the power amplifier at high output levels. Class-
D audio power amplifiers are an obvious application for the
presented analysis, but reducing harmonic distortion of switch-
mode power amplifiers is also of interest in a variety of other
niche applications. Examples include xDSL drivers, envelope-
tracking power supplies, and ac transmission line filters.
In agreement with prior art statements, it has been found
that the carrier signal (a.k.a. sliding variable) should be made
triangular by proper design of the control loop(s) to minimize
this distortion. This directly resulted from an averaging analysis
of the steady-state hysteretic comparator input/output wave-
forms. It was shown that even an amplifier with a perfect power
stage supplied with a perfect dc supply voltage can in fact pro-
duce significant harmonic distortion due to the carrier distortion
mechanism. Based on the desire for a triangular carrier signal
for minimizing carrier distortion, a simple s-domain analyti-
cal approach was proposed and demonstrated on a nontrivial
control topology. An optimized prototype amplifier design was
implemented and verified against modeled results. The gener-
ated harmonic distortion was found to be well described by the
proposed methodology as well as quite sensitive to parameter
variation. The harmonic distortion results achieved with the pro-
totype design were at state-of-the-art level, verifying the validity
and usefulness of the presented approach.
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